A Novel, Highly SEU Tolerant Digital Circuit Design Approach