Y. Kuo and M. Coan,
"Influence of Embedded a-Si:H Layer Location on Floating-gate a-Si:H TFT Memory Functions,"
Materials Research Society Symposium Proceedings
, San Francisco, CA, 5-10 April 2010.
The influence of the location of the embedded a-Si:H layer in
the gate dielectric film of the floating-gate a-Si:H TFT on the
charge trapping and detrapping mechanisms has been investigated.
The thin channel-contact SiNx gate dielectric
layer favors both hole and electron trappings under the proper gate
voltage condition. The sweep gate voltage affect the locations and
shapes of forward and backward transfer characteristics curves,
which determines the memory function. In order to achieve a large
memory window, both the location of the embedded a-Si:H layer and
the gate voltage sweep range need to be optimized.
Associated Project(s):SHIELD (Smuggled HEU Interdiction through Enhanced anaLysis and Detection): A Framework for Developing Novel Detection Systems Focused on Interdicting Shielded HEU